HCLTech

Application Specific Integrated Circuit Design Engineer

1 day ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from HCLTech

The candidate would work closely with a team of designers, architects, and verification engineers to design and implement various display technologies.

KEY RESPONSIBILITIES :

Develop well designed and qualified display features
Lead micro-architecture and design efforts based on high level architectural requirements
Able to build complex systems to meet various design requirements including (but not limited to) functionality, performance, power, area, scalability and testability.
Timely develop functional and implementation specifications, as well as test plans
Develop and execute implementation and validation plans of the feature. Proactively driving and resolving any issues that may arise during the development stage
Resolve pre-layout and post-layout timing and functional eco issues
Mentor junior engineers to complete their tasks.

PREFERRED EXPERIENCE :

Minimum 7 years of ASIC design work experience
Have in depth knowledge of entire design process from design specification, defining architecture, micro-architecture, RTL design and functional verification, synthesis, timing and formal verification
Proficiency of Verilog or SystemVerilog
Experience with multi-clock domain designs
Experience in IP development
Knowledge in video / display standards a plus.
Strong in both written and verbal communication
Strong analytical thinking and problem-solving skills
Good teamwork and interpersonal skills

ARM GLS Skill set.

Good DV Skill with major GLS work experience.
Expertise in testbench updates for GLS
Expertise in Scripting languages perl or python
Experience with Make, Yaml & Json file systems.
Experience with 0 delay simulations and post layout simulations with SDF back annotations (Best / Typical / Worst Case analysis).
Good understanding of RTL synthesis , Static Timing Analysis & LEC Flows.
Experience with flow optimizations such as Grey / Black-boxing techniques
Good at communicating requirements / issues with Implementation, PnR and Design teams.
Working knowledge of Confluence documentation , version system GIT and Project execution with JIRA.

Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Information Technology

Semiconductor Manufacturing, Manufacturing, and IT Services and IT Consulting

Referrals increase your chances of interviewing at HCLTech by 2x

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

J-18808-Ljbffr

Application Engineer • Toronto, ON, Canada

#J-18808-Ljbffr

Source ⇲