UFS IP Validation Engineer

Job Description

<p><h3>Job Description</h3>
<h3>Responsibilities</h3>
<ul>
<li>Participate in systems design development across the entire product lifecycle, from pre-silicon and emulation through post-silicon, software integration, and validation.</li>
<li>Lead technical presentations, demonstrating strong understanding of hardware architecture and system design expertise.</li>
<li>Collaborate with Design, Software, Tools, and other teams to define testing and debug methodologies to maximize coverage and customer experience for the UFS IP.</li>
<li>Work with the Program Leadership team to define the end-to-end plan, identify risks, and address concerns during planning.</li>
<li>Act as a leader and mentor to the operations team and lead by example.</li>
<li>Isolate and debug issues found in the southbridge and peripherals during pre-silicon, bring-up, validation, and production phases.</li>
<li>Proactively support a team culture that fosters knowledge sharing, excellence, and collaboration.</li>
<li>Define and execute validation strategies, feature enablement, and unit test plans.</li>
<li>Publish and align test plan requirements, deliverpatched, and dependencies.</li>
<li>Work closely with design, diagnostics, software, firmware, BIOS, driver, and project leadership teams.</li>
<li>Lead cross‑functional technical discussions to drive root cause identification and resolution.</li>
<li>Drive and participate in technical innovations to enhance validation capabilities, including tools, scripts, methodologies, and technical improvements.</li>
</ul>
<h3>Requirements</h3>
<ul>
<li>Knowledge of UFS standards and architecture, with encryption technology preferred.</li>
<li>In‑depth knowledge of SoC architecture and concepts.</li>
<li>In‑depth knowledge of southbridge technology.</li>
<li>Experience with FPGA and hardware emulation platforms for pre‑silicon debugging.</li>
<li>Strong understanding of BIOS, operating systems such as Windows and Linux, and driver‑level interactions.</li>
<li>Good understanding of boot flows and sequences.</li>
<li>In‑depth knowledge of system peripherals such as PCIe, NVMe, USB, I2C, UFS, SATA, SPI, and UART.</li>
<li>Experience with UFS analyzers and exercisers, lab equipment, computer hardware, and networks.</li>
<li>Experience leading process improvement initiatives to enhance engineering quality.</li>
<li>Strong technical leadership and mentoring skills.</li>
<li>Knowledge of standard power‑management features and use cases.</li>
</ul>
<h3>Preferred Experience</h3>
<ul>
<li>Three to six years of experience in pre‑ and post‑silicon validation and four to eight years of experience in the semiconductor industry.</li>
<li>Demonstrated ability to quickly grasp new technical concepts.</li>
<li>Experience with hardware description languages such as Verilog.</li>
<li>Strong programming and scripting skills using Python, C, C++, or Ruby.</li>
<li>Experience with IP and system‑level bring‑up, SoC debug techniques, and methodologies.</li>
<li>Strong analytical and problem‑solving skills with high attention to detail.</li>
<li>Excellent written and verbal communication skills.</li>
<li>Self‑starter who collaborates effectively and independently drives tasks to completion.</li>
<li>Strong organizational skills with the ability to manage multiple issues simultaneously.</li>
</ul>
<h3>Academic Credentials</h3>
<ul>
<li>Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or a related field preferred.</li>
</ul></p>
#J-18808-Ljbffr